Public Article
-
verified
FPGA Design Implementation of AES and RSA for Information Security
ISSN: 2348 - 2273Publisher: author   
FPGA Design Implementation of AES and RSA for Information Security
Indexed in
Technology and Engineering
ARTICLE-FACTOR
1.3
Article Basics Score: 3
Article Transparency Score: 2
Article Operation Score: 2
Article Articles Score: 2
Article Accessibility Score: 2
SUBMIT PAPER ASK QUESTION
International Category Code (ICC):
ICC-1802
Publisher: International Journal Of Electrical Electronics & Computer..
International Journal Address (IAA):
IAA.ZONE/234853092273
eISSN
:
2348 - 2273
VALID
ISSN Validator
Abstract
With recent advancements in the field of semiconductor industry, information security turns out to be major concern especially for the applications related to cryptography. Rivest- Shamir Adleman(RSA) and Advanced Encryption Standard (AES) are the two popularly identified encryption schemes that guarantees authenticity and confidentiality of the data over an insecure communication channel. This paper compares the performance of 64-bit RSA and AES algorithm using Verilog HDL. Experimental results shows that AES turns out to be stronger option in terms of processing speed, whereas in terms of security RSA proves to be highly Efficient and avoids usage of third party for key exchange. Result analysis reveals that AES stands out to be better option as it is affordable in terms of security and possess higher processing speed and low power consumption.